Shivang Jhalani

  • Blogs
    • Linux
      • kernel-module-programming
        • ⊹ 1-Intro
        • ⊹ 2-Preliminaries
    • Low-Level
      • ⊹ Binary
      • ⊹ Intro to FPGA Programming in Verilog
      • ⊹ Reintroduction To Programming
  • Notes
    • ai
      • ⊹ Supervised ML
    • college
      • sem4
  • Projects
    • ⊹ Building my own assembly language and CPU
    • ⊹ IoT system and simulation for V2V communication
    • ⊹ NixOS Configuration files
    • ⊹ Pawfect
  • Yap
    • ⊹ Archive
    Home

    ❯

    tags

    ❯

    Tag: verilog

    Tag: verilog

    2 items with this tag.

    • Apr 06, 2025

      Building my own assembly language and CPU

      • embedded
      • low-level
      • verilog
    • Mar 29, 2025

      Intro to FPGA Programming in Verilog

      • embedded
      • low-level
      • verilog

    Recent

    • Building my own assembly language and CPU

      Apr 06, 2025

      • embedded
      • low-level
      • verilog
    • Archive

      Mar 30, 2025

    • Intro to FPGA Programming in Verilog

      Mar 29, 2025

      • embedded
      • low-level
      • verilog
    • NixOS Configuration files

      Mar 18, 2025

      • linux
      • nix

    See 8 more →


    • GitHub
    • Linkedin

    • Scroll to top ↑
    • Random Page 🎲